V

Example of ASIC Engineer Job Description

Powered by www.VelvetJobs.com

Our innovative and growing company is looking for an ASIC engineer. If you are looking for an exciting place to work, please take a look at the list of qualifications below.

Responsibilities for ASIC engineer

- Gather requirements and product specifications from synthesis, design for test, physical design, and timing methodology team members design center skill group members
- Proactively create educational materials and promote best practices across design center teams
- Translate higher level feature requests into viable solutions for our future
 GPU Architectures
- Define architectural and micro-architectural details for solutions like Perf/Watt optimization, Noise reduction, Electrical component protection
- Own RTL coding, synthesis, timing and Power analysis of power specific functional blocks like Power Management Units
- Work with functional, DFT, VLSI, SOC, Layout, Package teams to define tracking metrics, set targets, and milestones pertaining to power features implementation to help drive the execution meeting the schedule
- Drive the bringup of these solutions during chip power-on, ensuring they
 make all the way to production
- MSEE/MSCE, preferably PhD, with specialization/experience related to Low Power ASIC design and Power Management techniques
- 2+ years of total experience with some hands on experience with standard techniques such as multi VT, Clock gating, Power gating, Block Activity Power, and Dynamic Voltage-Frequency Scaling (DVFS)
- Deep understanding of processor architectures (GPU is a plus), and their performance/power management techniques both at chip and board-level

- Courses taken in circuit design, digital design
- Hand-on experience in EDA software from Synopsys (DC/PT/Formality),
 Cadence (LEC) is preferred
- Proficient user of Perl or TCL is preferred
- At least 5+ years' experience in ASIC design
- Strong design/implementation skills in Verilog
- Work independently to justify test/TB/RTL issue