Downloaded from <https://www.velvetjobs.com/job-descriptions/layout-engineer>

# Example of Layout Engineer Job Description

Our company is growing rapidly and is looking to fill the role of layout engineer. To join our growing team, please review the list of responsibilities and qualifications.

## Responsibilities for layout engineer

* Work collaboratively with engineering and leverage CAD to support compatibility assessments, , understand CAD data availability, maturity and design progression
* Support design reviews leading issue resolution and program milestone gateway compliance
* Lead in analysis with cross functional team to define cross-functional issue design solution alternatives, identify attribute, performance, functional/financial trade-offs and make design recommendations
* Ensure total vehicle geometric compatibility within an area or system and surrounding environment prior to production release and prototype builds
* Writes the related technical documents (progress reports, equipment introduction note, change impact analysis, design procedures)
* Production quality workflow and documentation procedures
* Modifying existing software infrastructure to debug and correct critical issues is key to the role
* Successful candidates will work in a dynamic collaborative environment requiring strong teaming skills with programmers, engineers, managers, and production employees
* Design user interface components and work with developers to ensure a high quality user experience
* Build and maintain realistic cartographic and desktop publishing workflows and projects to validate cartographic tools and processes

## Qualifications for layout engineer

* Working knowledge of VISMOCKUP, CATIA and TCe
* Minimum 9 years of ASIC physical design experience
* Must have a Masters degree in Electrical Engineering or Computer Engineering
* 1 - 3 years' experience with Graphics IP ASIC verification
* 1 - 3 years' experience and solid skills in Verilog, OVM/UVM, C/C++, Linux
* Demonstrated experience using vcs and verdi for functional verification and debugging a strong asset