Downloaded from <https://www.velvetjobs.com/job-descriptions/layout-design>

# Example of Layout Design Job Description

Our company is looking to fill the role of layout design. Please review the list of responsibilities and qualifications. While this is our ideal list, we will consider candidates that do not necessarily have all of the qualifications, but have sufficient experience and talent.

## Responsibilities for layout design

* Cooperation with design, process, system product teams to deliver overall product pre-bounding box and power specification
* Join in development of leading-edge display technologies
* Use advanced verification methodologies for the verification of complex designs
* Implement test plans, verification plans, testbenches and test cases and participate in test debug
* We are currently looking for a SOC DV Technical staff (Senior Eng or Lead level) who will be part of a team working on next gen of a complex SOC design which include integration of GPU core, Multi-Media, IOs, The successful candidate will play a key role in SOC verification performing the following duties for functional, power, and performance aspects with simulation and hardware emulation environment
* Support test automation infrastructure and develop test scripts
* Debugging and troubleshooting system-level issues related to power/system management IP
* Work in close collaboration with the front end designers and architects on the various SOC performance verification efforts
* Interact with a wide variety of internal and external design verification development teams, DV methodology, and Silicon IP and tool vendors
* Work with architects, and the design and DV team to develop functional and performance Test plan

## Qualifications for layout design

* Must enjoy working in a dynamic, fast-paced environment located in Markham but interacting with multiple sites in North America and worldwide
* BS/MS in EE, CS, CSE plus 0-2 years hardware verification experience
* Experience with Verilog, C/C++ required
* Experience with SystemVerilog, OVM/UVM, SVA/PSL, or Perl a plus
* Know DV flow
* Know coverage